Comparison of tree and straight-line clocking for long systolic arrays

نویسندگان

  • Marios D. Dikaiakos
  • Kenneth Steiglitz
چکیده

A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Synchronizing large systolic arrays

Parallel computing structures consist of many processors operating simultaneously. If a concurrent structure is regular, as in the case of a systolic array, it may be convenient to think of all processors as operating in lock step. This synchronized view, for example, often makes the definition of the structure and its correctness relatively easy to follow. However, large, totally synchronized ...

متن کامل

Two Cycle-Related Problems of Regular Data Flow Graphs: Complexity and Heuristics

1 Abstract1 A regular data flow graph (RDFG) is a graph with a highly regular structure that enables its description to be exponentially smaller than the description size for an ordinary graph. Such graphs arise when certain regular iterative algorithms (like matrix multiplication or convolution) are modeled using dependence graphs. These graphs can be implemented either on systolic arrays, or ...

متن کامل

Testable Clock Routing Architecture for Field Programmable Gate Arrays

Abstract This paper describes an efficient methodology for testing dedicated clock lines in Field Programmable Gate Arrays (FPGAs). A H-tree based clocking architecture is proposed along with a test scheme. The Htree architecture provides optimal clock skew characteristics. The H-tree architecture consumes at least 25% less of the routing resources when compared to conventional clock routing sc...

متن کامل

Computation of Trigonometric Functions by the Systolic Implementation of the CORDIC Algorithm

Trigonometric functions are among the most useful functions in the digital signal processing applications. The design introduced in this paper computes the trigonometric functions by means of the systolic arrays. The method for computing these functions for an arbitrary angle, , is the CORDIC algorithm. A simple standard cell is used for the systolic array. Due to the fixed inputs, in some...

متن کامل

Computation of Trigonometric Functions by the Systolic Implementation of the CORDIC Algorithm

Trigonometric functions are among the most useful functions in the digital signal processing applications. The design introduced in this paper computes the trigonometric functions by means of the systolic arrays. The method for computing these functions for an arbitrary angle, , is the CORDIC algorithm. A simple standard cell is used for the systolic array. Due to the fixed inputs, in some...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • VLSI Signal Processing

دوره 2  شماره 

صفحات  -

تاریخ انتشار 1991